

FIG.1




FIG.2




FIG.3A




FIG.3B




FIG.4

from data latch circuit




FIG.5

14;output offset control circuit




FIG. 6




FIG. 7




FIG.8A




FIG.8B




FIG.9




FIG.10




FIG.11 (PRIOR ART)

